


# Helion Technology

## FULL DATASHEET – ANS X9.102 AES Key Unwrap Core for Xilinx FPGA



### Features

- Implements NIST AES Key Unwrap algorithm and AESKW mode of ANS X9.102
- Available in Tiny and Standard versions
- Supports 128-bit, 192-bit and 256-bit Key Encryption Key (KEK)
- Lower resource 128-bit only KEK version also available
- Supports key data lengths up to 16,064 bits (251 blocks)
- Suitable for protecting cryptographic key material within untrusted environments
- Highly optimised for use in Xilinx FPGA technology
- Simple external interface

### Deliverables

- Target specific netlist or fully synthesisable RTL VHDL
- VHDL/Verilog simulation model and testbench
- User documentation

## Overview

The Helion AES Key Unwrap Core implements the AES Key Unwrap algorithm as described in the NIST AES Key Wrap Specification, and fully supports the AESKW mode proposed in ANS X9.102. It is ideally suited for protecting cryptographic keys within applications where the key material must either be transmitted over insecure communication channels, or stored within untrusted environments if required by the Key Management scheme.

As the name suggests, the AES Key Unwrap algorithm uses the Advanced Encryption Standard (AES) to provide confidentiality and integrity checking for plaintext keys and other associated plaintext data (collectively known as the key data) which require protection. In the case of ANS X9.102 AESKW mode, the additional plaintext data may optionally contain a cleartext header of up to 256 bytes.

## Helion Technology Limited

Ash House, Breckenwood Road,  
Fulbourn, Cambridge CB21 5DQ, England



## Functional Description

The Helion AES Key Unwrap core has a very simple interface which allows the user to write the Key, Initial Value (A0) and Key Data using the write port, start a key wrap/unwrap operation, and upon its completion, to read the unwrapped data from the read port. The ports are 8 bits wide for the Tiny version and 32 bits wide for the Standard version.

Before starting each key unwrap operation, the user must first initialise the core by pulsing *keywrap\_init* high. The user may then write the Key Encryption Key (KEK), Initial Value and Key Data to the core by asserting *data\_write* when *data\_in* contains valid data whilst indicating the type of data (KEK, IV or Key Data) on the *data\_type* input. The user may then start the core by asserting *keywrap\_start* high, at which point the core asserts the *keywrap\_busy* output to indicate that the key unwrap operation is in progress. When the operation is complete the core de-asserts the *keywrap\_busy* output and pulses high the *keywrap\_done* output. The core will also show the status of the key data integrity check on the *keywrap\_valid* output. A high level indicates the authentication check has passed and that the unwrapped key data is valid.

At this point the user may read the unwrapped key data from the core by asserting the *data\_read* input. The core has a pipelined read interface, and so outputs the data on the *data\_out* port in the subsequent clock cycle. Once all data has been read from the core the user may initiate further key unwrap operations.

## Logic Utilisation and Performance

Unlike most FPGA core vendors, Helion is both a certified Xilinx AllianceCORE IP provider and Xilinx Alliance Program consultancy. We therefore take great care when implementing our Xilinx IP cores, and as a result they have been designed from the bottom up to be highly optimal in each Xilinx FPGA technology - they are not simply based on a synthesised generic ASIC design.

The Helion Key Unwrap cores have been specifically designed to be highly optimal in Xilinx FPGA to yield high functionality for the logic resources used. As shown in the table below, both cores are available for all current Xilinx FPGA technologies but can also be provided for older technologies where addition of Key Unwrap functionality to legacy designs may be required.

	Tiny			Standard		
technology	Spartan3 -5	Virtex4 -11	Virtex5 -3	Spartan3 -5	Virtex4 -11	Virtex5 -3
logic resource	302 slices 2 RAMB16	302 slices 2 RAMB16	135 slices 1 RAMB18	519 slices 4 RAMB16	517 slices 4 RAMB16	242 slices 1 RAMB36
max clock	159 MHz	235 MHz	348 MHz	114 MHz	198 MHz	227 MHz
latency (128 bit key data 128-bit KEK)	47.5 us	32.2 us	21.7 us	5.6 us	3.2 us	2.6 us

## More Information

For more detailed information on this or any of our other products and services, please contact Helion and we will be pleased to discuss how we can assist with your individual requirements.



### Helion Technology Limited

Ash House, Breckenwood Road,  
Fulbourn, Cambridge CB21 5DQ, England

tel: +44 (0)1223 500 924 email: [info@heliontech.com](mailto:info@heliontech.com)  
fax: +44 (0)1223 500 923 web: [www.heliontech.com](http://www.heliontech.com)